CS 422/522 Design & Implementation of Operating Systems

# Lecture 3: Project Overview

Zhong Shao Dept. of Computer Science Yale University

1

# Debugging as engineering


- Much of your time in this course will be spent debugging
  - In industry, 50% of software dev is debugging
  - Even more for kernel development
- ♦ How do you reduce time spent debugging?
  - Produce working code with smallest effort
- ◆ Optimize a process involving you, code, computer

# Debugging as science


- ◆ Understanding -> design -> code
  - not the opposite
- Form a hypothesis that explains the bug
  - Which tests work, which don't. Why?
  - Add tests to narrow possible outcomes
- Use best practices
  - Always walk through your code line by line
  - Module tests narrow scope of where problem is
  - Develop code in stages, with dummy replacements for later functionality


2

#### x86 abstract model



- ◆ I/O: Communicating data to and from devices
- ullet CPU: Logic for performing computation
- ♦ Memory: Storage





### x86 general purpose registers (GPR)

		16-bits	
		8-bits	8-bits
EAX EBX	AX	АН	AL
EBX	BX	BH	BL
ECX	CX	CH	CL
EDX	DX	DH	DL
EDI			
ESI			

32-bits

- ◆ Temporary registers
- ◆ Contents may be changed by instructions
- ◆ Contents not changed by interrupts / exceptions / traps
- ◆ EDI/ESI used by string ops but also as GPR

7


#### x86 memory models

- Real mode with segmentation (16-bit mode)
  - Used by early OSes
  - All x86 still boots in Real Mode for "compatibility" reasons
  - You can only use 1MB memory (4-bit segment + 16-bit address)
     Physical Address = segment \* 16 + offset
- ◆ Protected mode w. segmentation & paging (32-bit)
  - 4GB memory
  - Segmentation done via GDT (Global Descriptor Table)
    - \* A code segment descriptor holding a base address
    - \* A data segment descriptor holding a base address
    - \* A TSS segment descritor ...

### x86 segmentation registers

- ♦ 8086 registers 16-bit w/20-bit bus addresses
- ◆ Solution: segment registers
  - CS: code segment, EIP
  - SS: stack segment, ESP and EBP
  - DS: data segment, register mem ops
  - ES: string segment, string ops
- Linear address computation:
  - EIP => CS:EIP = 0x8000:0x1000 = 0x81000
  - ESP => SS:ESP = 0xF800:0x1000 = 0xF9000
  - (EAX) => DS:EAX = 0xC123:0x1000 = 0xC2230

q



#### x86: the runtime stack

- ◆ Additional (temporary) storage
- ◆ Stack registers --- 32-bits long
- ◆ ESP stack pointer
- ◆ EBP base pointer

11

# x86 EFLAGS register

ErLAGS Regi

# Using EFLAGS register

◆ Lots of conditional jumps
 en.wikibooks.org/wiki/X86\_Assembly/Control\_Flow

```
mov $5, %ecx
mov $5, %edx
cmp %ecx, %edx # ZF = 1
je equal
...
equal:
```


13

# x86 assembly

```
We will use AT&T syntax
```

```
int main(void)
{
   return f(3) + 1;
}
int f(int x)
{
   return x + 4;
}
```

```
_main:
 pushl %ebp
                        # prologue
 movl %esp, %ebp
 pushl $3
                        # body
 call _f
 addl $1, %eax
 movl %ebp, %esp
 popl %ebp
 pushl %ebp
 movl %esp, %ebp
 pushl %ebx
                   # don't clobber registers
 mov1 8(%ebp), %ebx
                        # access argument
 addl $4, %ebx
 movl %ebx, %eax
                        # epilogue
 movl %ebp, %esp
 popl %ebp
```



15

# CS422/522 Lab 1: Bootloader & Physical Memory Management (due 9/16/2021)

- ◆ Learn how to use git
- ◆ Part 1: PC Bootstrap
  - x86 assembly & QEMU & BIOS
- ◆ Part 2: Bootloader
  - Learn how to use QEMU & GDB & read ELF file
- ◆ Part 3: Physical Memory Management
  - The MATIntro Layer
  - The MATInit Layer
  - The MATOp Layer
- Enrichment (optional)